I’m Bharadwaj Sudula. I use this site to organize and share notes on SystemVerilog, UVM, computer architecture, and related topics.